In this paper, we first employ an efficient approach to reduce the time to construct a codeword. With this codeword, a novel VLSI architecture is proposed to realize highspeed Variable Length Coding (VLC). In order to combine with other circuits using cellbased design, we adopt distributed logic rather than memory devices (ROM, PLA) for the implementation. In this architecture, the VLC coding scheme is partitioned into two parts, one is the codeword length and order index for bit control, another is the codeword bank for actual codeword generation. The advantage is that the circuit size of the proposed method can be reduced, where the transistor count of proposed method is only 1/2 and 1/4 of that of ROM-based and PLA-based in average, respectively.
I. INTRODUCTION
Variable length coding (VLC) is a popular technique for reducing redundancy in data due to its lossless data compression. In current coding systems, VLC is also a key component that combines with other data compression method to reduce bit rate further, such as video coding systems. Efficient data encoding schemes can be valuable in the design of databases [1] , and many algorithms [2, 3] are employed to realize VLC by software programs.
However, they can't meet the speed requirement in practical applications. Thus the VLSI implementation for variable length coding is announced in reports [4] [5] [6] [7] [8] [9] [10] that integrate circuits into single chips with low cost fabrication to attain highspeed operation. Most of papers only discuss the real-time VLC decoder, because the VLC encoder is not considered as the critical bottleneck in a VLC codec. Generally, traditional memory devices such ROM [4] or PAL [6] that combines with control circuits can easily realize VLC encoders for real time applications. However, when chip design employs memory devices, which circuit size can *This work was supported by the National Science Council, Republic of China, under Grant NSC87-2213-E-235-001.
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It is very interesting "how to use a new architecture rather than memory device and reduce the implementation cost". Basically, the circuit implementation with cell-based scheme is easier to create and control than memory device in the system design. With this reason, we explore the realization of a VLC by using distributed cell logic. Although logic synthesis tools are popular in current chip design, the circuit size becomes larger if we directly write "If-then" structure for VLC codeword with high level language (such as VHDL) because there are too many "if-then" statements. To achieve this goal, we first employ a new approach that is an easy and efficient method to produce codeword, the results are the same as binary tree-based. Then, a new architecture that uses distributed logic rather than complete ROMs, PLAs structure is proposed.
There are two advantages in our proposed method, one is that the circuits can be efficiently reduced, the other is that the circuits can easily combine with other system with cell-based design to take full system simulation. In order to describe this paper, the structure is organized as following: In Section II, we address a fast approach for codewords are created by binary-tree structure, the setup procedure is shown in Figure 1 . We first compute the probability of each symbol, and sort their probabilities. The binary-tree construction can be established by Huffman-Tree, then the codeword assignment is according to probabilities, which is shown in Figure 2 .
In order to create codeword quickly, a new approach is used, which the operation is shown in Figure 3 . The symbol C denotes the codeword that is in rth order of the kth group, where k is codeword length. C], and C represent the 1st and 2nd codewords in the kth group, respectively. In the same kth group, the codeword is sequentially increased by one, thus C2+= C + 1. When the length of codeword is increased, the first codeword can be attained from the addition of last codeword of current length and one, then the bit data is shifted by left-2. So, we have codewords could be produced, Table I shows the codewords for each symbol, the indexes of k length codeword and rth word oflength are useful for hardware design that will be addressed in the next section.
III. SYSTEM ARCHITECTURE OF THE PROPOSED VLC
where T is the threshold of k length codeword. T can be determined by Figure 5 shows the internal circuits of k-length modules, which is easy to realize by using the 
